Sigma–Delta modulation is the only form of analog-to-digital conversion that allows achievement of high bit resolution at relatively low costs. There is a lack of tools in academic and in industry that allow entry level engineers to familiarize with the concepts governing this conversion technique, especially for high orders, multi-bit, and different architectures of sigma-delta modulators. The goal of this paper is to present a graphical toolbox, developed in Simulink and based on the behavioral model previously presented in [2] and available in [3] that allows to simulate and theoretically evaluate ten different architectures, continuous and discrete time, as well as single- and multi-bit implementations of different orders of analog-to-digital sigma-delta modulators.
(See document for exact affiliation information.)
https://aes2.org/publications/elibrary-page/?id=17448
(3975KB)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
