Sample-and-hold circuits used in deglitching state changes of digital-to-analog converters should normally be time-constant limited during the sample or tracking period to prevent the buffer amplifier input from saturating, which results in undesirable slewing and distortion. This time-constant limiting keeps the sample-and-hold circuit operating linearly but adversely affects the frequency response, particularly when the sample period is small compared to the sampling period (sample + hold) as in multichannel multiplexing audio systems. The equivalent transfer function of the deglitching process is derived and the corresponding frequency response is plotted in a typical application. A method of frequency compensation of this effect is proposed.
(See document for exact affiliation information.)
https://aes2.org/publications/elibrary-page/?id=5122
(658KB)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
