An 18-bit analog-to-digital converter has been designed that uses the principle of oversampling rather than the successive-approximation technique of most converters. The design employs a two-stage digital filter/decimator to reduce the sampling rate. Unusual digital filter structures are used to reduce the computation rate to a practical level. Extension to 19 bits and beyond is discussed.
(See document for exact affiliation information.)
https://aes2.org/publications/elibrary-page/?id=5279
(1197KB)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
