AES E-Library

High-Performance Jitter-Reduction Circuit for Digital Audio

A high-performance jitter-reduction circuit based on high-order phase-locked-loop technique has been built for digital audio. It provides over 40-dB attenuation for midfrequencies but still maintains over 10-Hz cutoff frequency. By employing a crystal-based voltage-controlled oscillator, very low intrinsic jitter is achieved.

 

Author (s):
Affiliation: (See document for exact affiliation information.)
AES Convention: Paper Number:
Publication Date:
Session subject:
Permalink: https://aes2.org/publications/elibrary-page/?id=6344


(862KB)


Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.

Type:
E-Libary location:
16938
Choose your country of residence from this list:










Skip to content