This paper describes a new digital signal processor (DSP) LSI for a digital audio tape (DAT) recorder with a fully digital phase locked loop (PLL). In our newest DSP which uses a ring oscillator to lower the master clock frequency, we have improved the PLL`s master to playback (PB) clock frequency ratio to 2.6, where in our currently available DSP, PLL`s master to PB ratio is 5.2.
(See document for exact affiliation information.)
https://aes2.org/publications/elibrary-page/?id=6760
(568KB)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
