This paper presents practical recipes for the processing of DSD-Wide [64FS 8-bit] signals which are fully compatible with the DSD [64FS 1-bit] signals used by the SACD consumer audio format. The designs are presented in a schematic form compatible with implementation by interested engineers in either FPGA or (with some modification) by traditional DSP methods. This is intended to open up the processing of such Super High Fidelity signals to a wider audience.
(See document for exact affiliation information.)
https://aes2.org/publications/elibrary-page/?id=9998
(245KB)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
