The paper describes a multistage decimation filter which consists of seven-cascaded comb filters and a 50-tap single-stage finite-impulse response filter. A novel, multirate comb filter structure is used to reduce the date path width. The coefficients of the FIR filter are optimally quanticized to canonical-signed-digit form to realize a multiplier-free (shift-and-add) implementation with a single accumulator and a 256Fs master clock.
(See document for exact affiliation information.)
https://aes2.org/publications/elibrary-page/?id=7777
(576KB)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
